
Seminar

Atomically Thin Chemical Switch – Gate Tunable Memristors based on Single Layer MoS₂

Vinod K Sangwan

Northwestern University, Evanston, IL

Continued progress in high-speed computing depends on breakthroughs in both materials synthesis and device architectures. The performance of logic and memory can be significantly enhanced by introducing a memristor - a two-terminal device with internal resistance that depends on the history of external bias voltage. Memristor is a fundamental element in electrical circuits; however, its potential in commercial logic and memory circuits is just beginning to be realized. State-of-the-art memristors, based on metal-insulator-metal structures with insulating oxides such as TiO₂, are limited by a lack of control over filament formation and external control of switching voltage. Here, we report a new class of three-terminal memristors based on grain boundaries in single layer MoS₂. These devices provide widely tunable functions by confining electron and anionic transport to one-dimensional grain boundaries, and show switching ratios up to ~10³ with dynamic negative differential resistance. Furthermore, due to the atomically thin nature of MoS₂, a third gate terminal in a field-effect geometry offers unprecedented control over electroformed device characteristics.

Thus, I will first introduce charge transport mechanisms in high quality MoS₂ transistors based on mechanically exfoliated flakes. Then, I will describe how varying stoichiometry of MoS₂ grown by chemical vapor deposition (CVD) can influence charge transport and device performance. Bulk of the talk will be dedicated to novel memristors and logic applications enabled by controlled defects and grain boundaries in CVD-grown MoS₂.

Tuesday, Dec 9th 2014

11:30 AM (Tea/Coffee at 11:15 AM)

Seminar Hall, TCIS